I claim

5

5

- 1. A signal generator, comprising:
- a synthesizer that generates a synthesizer signal which has a synthesizer frequency that corresponds to a tuning word and a clock signal;
- a frequency controller that provides a controlled tuning word whose corresponding synthesizer frequency is within a selected frequency error from the reference frequency of a reference signal; and
- a phase controller that alters the phase of said synthesizer signal to reduce a phase difference between said synthesizer signal and said reference signal.
 - 2. The generator of claim 1, wherein said frequency controller includes:
 - at least one counter controlled to obtain a difference count between said synthesizer frequency and said reference frequency;

and

- a count processor that processes said difference count into said controlled tuning word.
- 3. The generator of claim 2, wherein said counter provides a reference count of said reference frequency and said count processor is configured to stop said counter when said reference count reaches a predetermined minimum count.
- 4. The generator of claim 2, wherein said count processor includes an adder that alters said controlled tuning word in response to a predetermined initial tuning word.
- 5. The generator of claim 2, wherein said frequency controller includes:

synthesizer and reference counters arranged to provide a

5

10

5

difference count between a synthesizer count of said synthesizer signal and a reference count of a reference signal that has a reference frequency; and

- a frequency divider with a divisor S that couples said synthesizer signal to said synthesizer counter;
- and wherein said count processor multiplies said controlled tuning word by a multiplier S.
- 6. The generator of claim 1, wherein said phase controller includes:
 - a latch that provides a phase difference signal in response to said synthesizer signal and said reference signal;
 - a digital filter that integrates said phase difference signal into a phase correction signal; and
 - an adder that alters said synthesizer signal in response to said phase correction signal.
- 7. The generator of claim 6, wherein said phase controller further includes an adder that offsets said phase difference signal in response to a selected phase offset signal.
- 8. The generator of claim 6, wherein said phase controller further includes a harmonic detector configured to sense a detected frequency multiple between said synthesizer frequency and said reference frequency, form a difference between said detected frequency multiple and a predetermined frequency multiple, and alter said controller tuning word by said difference.
- 9. The generator of claim 6, wherein said phase controller further includes:
 - a counter that detects a detected frequency multiple between said synthesizer frequency and said reference frequency;
 - a comparator that provides a difference between said detected frequency multiple and a predetermined frequency multiple; and

5

- an adder that alters said controlled tuning word with said difference.
- 10. The generator of claim 6, wherein said phase controller further includes a frequency adjuster that alters said controlled tuning word by a difference between a first phase correction signal from said digital filter and a later phase correction signal from said digital filter.
- 11. The generator of claim 6, wherein said phase controller further includes:
 - a latch that saves a first phase correction signal;
 - a first adder that provides a difference between said first phase correction signal and a later phase correction signal; and
 - a second adder that alters said controlled tuning word with said difference.
- 12. The generator of claim 1, wherein said synthesizer is an accumulator.
- 13. The generator of claim 1, wherein said synthesizer is an accumulator that comprises:

an adder; and

5

- a latch that receives an input signal from said adder and feeds an output signal back to said adder.
- 14. The generator of claim 1, further including a word converter that alters at least one word of said synthesizer signal.
- 15. The generator of claim 14, wherein said word converter includes a memory that stores at least one word of said synthesizer signal and a corresponding replacement word.
- 16. The generator stem of claim 1, further including a digital-toanalog converter that converts said synthesizer signal to an analog synthesizer signal.

17. The generator of claim 16, further including a word converter inserted between said synthesizer and said digital-to-analog converter wherein said word converter alters at least one word of said synthesizer signal.

18. A signal generator, comprising:

- a synthesizer that generates a synthesizer signal which has a synthesizer frequency that corresponds to a tuning word and a clock signal;
- synthesizer and reference counters arranged to provide a difference count between a synthesizer count of said synthesizer signal and a reference count of a reference signal that has a reference frequency;
- a count processor configured to:
 - a) stop said difference count when said reference count reaches a predetermined minimum count; and
 - b) process said difference count into a controlled tuning word whose corresponding synthesizer frequency is within a selected frequency error from the reference frequency of a reference signal; and
- a phase controller that alters the phase of said synthesizer signal to reduce a phase difference between said synthesizer signal and said reference signal.
- 19. The generator of claim 18, further including an adder that alters said controlled tuning word in response to a predetermined initial tuning word.
- 20. The generator of claim 18, wherein said frequency controller further includes a frequency divider with a divisor S that couples said synthesizer signal to said synthesizer counter and wherein said count processor multiplies said controlled tuning word by a multiplier S.
 - 21. A method of locking a synthesizer signal to a reference signal,

10

5

comprising the steps of:

generating a synthesizer signal to have a synthesizer frequency that corresponds to a tuning word and a clock signal;

providing a controlled tuning word whose corresponding synthesizer frequency is within a selected frequency error from the reference frequency of said reference signal; and

altering the phase of said synthesizer signal to reduce a phase difference between said synthesizer signal and said reference signal.

22. The method of claim 21, wherein said providing step includes the steps of:

obtaining a difference count between said synthesizer frequency and said reference frequency; and

processing said difference count into said controller tuning word.

- 23. The method of claim 22, wherein said obtaining step includes the step of continuing a reference count of said reference frequency until it at least equals a predetermined minimum count.
- 24. The method of claim 21, wherein said providing step includes the steps of modifying said controlled tuning word in accordance with at least one of a predetermined frequency multiple and a predetermined tuning word.
- 25. The method of claim 21, wherein said altering step includes the steps of:

sensing a phase difference signal in response to said synthesizer signal and said reference signal;

integrating said phase difference signal into a phase correction signal; and

altering said synthesizer signal in response to said phase correction signal.

26. The method of claim 25, further including the step of offsetting

10

5

5

said phase difference signal in response to a selected phase offset signal.

- 27. The method of claim 25, further including the steps of:
 sensing a detected frequency multiple between said synthesizer
 frequency and said reference frequency;
 forming a difference between said detected frequency multiple
- and a predetermined frequency multiple; and altering said controlled tuning word by said difference.

- 28. The method of claim 25, further including the step of altering said controlled tuning word by a correction difference between a first phase correction signal and a later phase correction signal.
- 29. The method of claim 28, further including the step of modifying said correction difference by a predetermined frequency multiple.
- 30. The method of claim 21, wherein said generating step includes the step of recursively adding said tuning word at a rate of said clock signal.
- 31. The method of claim 21, further including the step of substituting at least one stored word for a corresponding word of said synthesizer signal.
- 32. The method of claim 21, further including the step of converting said synthesizer signal to an analog synthesizer signal.